



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/811,613	03/29/2004	Kyo-Min Sohn	8021-226 (SS-18859-US)	2722
22150	7590	12/07/2005	EXAMINER	
F. CHAU & ASSOCIATES, LLC 130 WOODBURY ROAD WOODBURY, NY 11797			NGUYEN, DANG T	
			ART UNIT	PAPER NUMBER
			2824	

DATE MAILED: 12/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/811,613

Applicant(s)

SOHN ET AL.

Examiner

Dang T. Nguyen

Art Unit

2824

Am

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 29 March 2004.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2 and 15-17 is/are rejected.
- 7) ☒ Claim(s) 3-14 and 18-21 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 29 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 5/27/05.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☒ Other: Search history.

DETAILED ACTION

1. This action is responsive to the following communications: the Application filed on March 29, 2004 and the Information Disclosure Statement filed on May 27, 2005.
2. Claims 1 – 21 are pending in this case. Claims 1 and 15 are independent claims.

Information Disclosure Statement

3. Acknowledgment is made of applicant's Information Disclosure Statement (IDS) Form PTO-1449, filed on 05/27/05 has been considered.

Priority

4. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Claim Objections

5. Claim 10 objected to because of the following informalities: In claim 10, line 1, "the upper addresses" has not been verified in claim 1. Appropriate correction is required.

Claim Rejections - 35 USC § 112

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1 and 16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 1 and 16 are rejected for “a memory block” and “a data memory block”.
What is the difference between “memory block and data memory block”?

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-2 and 15-17 are rejected under 35 U.S.C. 102(e) as being anticipated by Kim et al., Pub. No.: US 2004/0085817 A1 – filed Aug. 1, 2003.

Regarding independent claim 1, Figure 3 of Kim discloses a method of controlling an integrated circuit (1C) to which inputs and outputs (I/Os) are separately provided and to which a write address [WRITE ADDR] and a read address [READ ADDR] are simultaneously input during one period of a clock signal, the method comprising:

(a) receiving a write address [WRITE ADDR], a read address [READ ADDR], and write data [INPUT DATA];

(b) determining (Page 2, paragraph [0038] lines 1-3), a memory block [1st RAM] and a data memory block [2nd RAM] in which a data read operation and a data write operation are to be performed in response to the write address and the read address (Page 3, paragraph [0047]);

(c) performing (Page 1, paragraph [0012]) the data read operation or the data write operation in the data memory block according to the determination of step (b) (see Fig. 6 and Page 3, paragraph [0047]); and

(d) performing (Page 1, paragraph [0012]) the data read operation or the data write operation in the memory block according to the determination of step (b) (see Fig. 6 and Page 3, paragraph [0047] and Page 1, paragraph [0012] lines 5-8).

Regarding dependent claim 2, Figure 4 of Kim discloses wherein step (b) is performed by a tag memory controlling unit ([200]).

Regarding independent claim 15, Figure 3 of Kim discloses a method for performing a write operation and a read operation in an integrated circuit (IC) comprising a separate input and output (I/O), the method comprising:

receiving a write address [WRITE ADDR], a read address [READ ADDR] and a write data command [INPUT DATA] during a period of a clock signal (Page 2, paragraph [0036]);

determining (Page 2, paragraph [0038] lines 1-3), a first memory location [1st RAM] and a second memory location [2nd RAM], where a write operation and a read operation are to be performed in response to the write address and the read address (Page 3, paragraph [0047]); and

performing (Page 1, paragraph [0012]) the write operation in one of the first memory location and the second memory location and the read operation in one of the first memory location and the second memory location (see Fig. 6 and Page 3, paragraph [0047] and Page 1, paragraph [0012] lines 5-8).

Regarding dependent claim 16, Fig. 3 of Kim discloses wherein the first memory location is a memory block [1st RAM] and the second memory location is a data memory block [2nd RAM] (*every memory block must have data then both of them can be a memory block or a data memory block*).

Regarding dependent claim 17, Fig. 6 of Kim discloses wherein the determination step is performed by a memory controlling unit [200].

Allowable Subject Matter

8. Claims 3 -14, and 18 - 21 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

With respect to claim 3, the combination as claimed wherein at least the limitation of "when the data read operation is performed, transmitting the read data to a transmitting unit corresponding to a sub-memory block inside the memory block; transmitting the data transmitted to an output buffer; and outputting the data transmitted

to the output buffer” is not disclosed, suggest, or rendered obvious by the prior art of record.

With respect to claim 10, the combination as claimed wherein at least the limitation of “step (d) further comprises: performing a data read operation in a sub-memory block corresponding to the read address; and writing the read data to a sub-memory block in which data read in step (c1) is stored” is not disclosed, suggest, or rendered obvious by the prior art of record.

With respect to claim 13, the combination as claimed wherein at least the limitation of “each of memory blocks comprising a plurality of sub-memory blocks, the data memory blocks corresponding to the memory blocks, and a tag memory controlling unit” is not disclosed, suggest, or rendered obvious by the prior art of record.

With respect to claim 18, the combination as claimed wherein at least the limitation of “determining if data stored in one of the first memory location and the second memory location is valid data” is not disclosed, suggest, or rendered obvious by the prior art of record.

Prior art

9. The prior art made of record and not relied upon is considered pertinent to applicant’s disclosure.

Sakashita	Patent No. 5,842,169	Date of Patent: Nov. 24, 1998
Aguille et al.	Patent No. 4,727,481	Date of Patent: Feb. 23, 1988

Contact Information

10. Any inquiry concerning this communication from the examiner should be directed to Dang Nguyen, who can be reached by telephone at (571) 272-1955. Normal contact times are M-F, 8:00 AM - 4:30 PM.

Upon an unsuccessful attempt to contact the examiner, the examiner's supervisor, Richard Elms, may be reached at (571) 272-1869.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist, whose telephone number is (703) 305-3900. The faxed phone number for organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the Status of an application may be obtained from the patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free) or EBC@uspto.gov.

Dang Nguyen 11/29/2005



**ANH PHUNG
PRIMARY EXAMINER**